r5249 - in trunk/gta02-core: components expanded
werner at docs.openmoko.org
werner at docs.openmoko.org
Mon Jun 29 14:29:01 CEST 2009
Author: werner
Date: 2009-06-29 14:29:01 +0200 (Mon, 29 Jun 2009)
New Revision: 5249
Modified:
trunk/gta02-core/components/gta02-core-expanded.lib
trunk/gta02-core/expanded/cpu.sch
Log:
Added HT110 (single LED) and ISC5804AT2 (single transistor) to expanded
view.
Modified: trunk/gta02-core/components/gta02-core-expanded.lib
===================================================================
--- trunk/gta02-core/components/gta02-core-expanded.lib 2009-06-29 12:26:48 UTC (rev 5248)
+++ trunk/gta02-core/components/gta02-core-expanded.lib 2009-06-29 12:29:01 UTC (rev 5249)
@@ -468,76 +468,76 @@
T 0 1145 500 50 0 3 1 VD23/nSS0/GPD15 Normal 0 C C
T 0 1118 -900 50 0 3 1 VD8/nSPICS1/GPD0 Normal 0 C C
T 0 1118 -400 50 0 3 1 VD9/SPICLK1/GPD1 Normal 0 C C
-X VDDMOP G2 -1600 2100 300 D 50 50 16 1 W
+X VDDIARM AA5 -1700 2100 300 D 50 50 16 1 W
+T 900 -1700 2348 60 0 16 0 Pwr~In Normal 0
+X VDDIARM AD2 -1600 2100 300 D 50 50 16 1 W
T 900 -1600 2348 60 0 16 0 Pwr~In Normal 0
-X VDDMOP H21 -1500 2100 300 D 50 50 16 1 W
+X VDDIARM AB8 -1500 2100 300 D 50 50 16 1 W
T 900 -1500 2348 60 0 16 0 Pwr~In Normal 0
-X VDDMOP E8 -1400 2100 300 D 50 50 16 1 W
+X VDDIARM AB9 -1400 2100 300 D 50 50 16 1 W
T 900 -1400 2348 60 0 16 0 Pwr~In Normal 0
-X VDDMOP E17 -1300 2100 300 D 50 50 16 1 W
+X VDDIARM AE13 -1300 2100 300 D 50 50 16 1 W
T 900 -1300 2348 60 0 16 0 Pwr~In Normal 0
-X VDDMOP A20 -1200 2100 300 D 50 50 16 1 W
+X VDDIARM U5 -1200 2100 300 D 50 50 16 1 W
T 900 -1200 2348 60 0 16 0 Pwr~In Normal 0
-X VDDMOP B24 -1100 2100 300 D 50 50 16 1 W
+X VDDIARM F8 -1100 2100 300 D 50 50 16 1 W
T 900 -1100 2348 60 0 16 0 Pwr~In Normal 0
-X VDDMOP E12 -1000 2100 300 D 50 50 16 1 W
+X VDDIARM F7 -1000 2100 300 D 50 50 16 1 W
T 900 -1000 2348 60 0 16 0 Pwr~In Normal 0
+X VDDIARM T5 -900 2100 300 D 50 50 16 1 W
+T 900 -900 2348 60 0 16 0 Pwr~In Normal 0
+X VDDI F5 -800 2100 300 D 50 50 16 1 W
+T 900 -800 2348 60 0 16 0 Pwr~In Normal 0
+X VDDI E13 -700 2100 300 D 50 50 16 1 W
+T 900 -700 2348 60 0 16 0 Pwr~In Normal 0
X nXBACK/GPB5 M6 -650 2100 300 D 50 50 1 1 B
T 900 -650 2282 60 0 1 0 BiDi Normal 0
+X VDDI B21 -600 2100 300 D 50 50 16 1 W
+T 900 -600 2348 60 0 16 0 Pwr~In Normal 0
X nXBREQ/GPB6 P5 -550 2100 300 D 50 50 1 1 B
T 900 -550 2282 60 0 1 0 BiDi Normal 0
-X VDDIARM AA5 -500 2100 300 D 50 50 16 1 W
+X VDDI AA20 -500 2100 300 D 50 50 16 1 W
T 900 -500 2348 60 0 16 0 Pwr~In Normal 0
-X VDDIARM AD2 -400 2100 300 D 50 50 16 1 W
+X VDDI E16 -400 2100 300 D 50 50 16 1 W
T 900 -400 2348 60 0 16 0 Pwr~In Normal 0
-X VDDIARM AB8 -300 2100 300 D 50 50 16 1 W
+X VDDI F25 -300 2100 300 D 50 50 16 1 W
T 900 -300 2348 60 0 16 0 Pwr~In Normal 0
X nGCS0 F6 -250 2100 300 D 50 50 1 1 T I
T 900 -250 2381 60 0 1 0 3-state Normal 0
-X VDDIARM AB9 -200 2100 300 D 50 50 16 1 W
+X VDDI E9 -200 2100 300 D 50 50 16 1 W
T 900 -200 2348 60 0 16 0 Pwr~In Normal 0
X nGCS1/GPA12 E7 -150 2100 300 D 50 50 1 1 T
T 900 -150 2381 60 0 1 0 3-state Normal 0
-X VDDIARM AE13 -100 2100 300 D 50 50 16 1 W
+X VDDI B7 -100 2100 300 D 50 50 16 1 W
T 900 -100 2348 60 0 16 0 Pwr~In Normal 0
X nGCS2/GPA13 B5 -50 2100 300 D 50 50 1 1 T
T 900 -50 2381 60 0 1 0 3-state Normal 0
-X VDDIARM U5 0 2100 300 D 50 50 16 1 W
-T 900 0 2348 60 0 16 0 Pwr~In Normal 0
X nGCS3/GPA14 E6 50 2100 300 D 50 50 1 1 T
T 900 50 2381 60 0 1 0 3-state Normal 0
-X VDDIARM F8 100 2100 300 D 50 50 16 1 W
-T 900 100 2348 60 0 16 0 Pwr~In Normal 0
X nGCS4/GPA15 D2 150 2100 300 D 50 50 1 1 T
T 900 150 2381 60 0 1 0 3-state Normal 0
-X VDDIARM F7 200 2100 300 D 50 50 16 1 W
-T 900 200 2348 60 0 16 0 Pwr~In Normal 0
X nGCS5/GPA16 A4 250 2100 300 D 50 50 1 1 T
T 900 250 2381 60 0 1 0 3-state Normal 0
-X VDDIARM T5 300 2100 300 D 50 50 16 1 W
-T 900 300 2348 60 0 16 0 Pwr~In Normal 0
-X VDDI F5 400 2100 300 D 50 50 16 1 W
+X VDDMOP G2 400 2100 300 D 50 50 16 1 W
T 900 400 2348 60 0 16 0 Pwr~In Normal 0
-X VDDI E13 500 2100 300 D 50 50 16 1 W
+X VDDMOP H21 500 2100 300 D 50 50 16 1 W
T 900 500 2348 60 0 16 0 Pwr~In Normal 0
X nOE B10 550 2100 300 D 50 50 1 1 T I
T 900 550 2381 60 0 1 0 3-state Normal 0
-X VDDI B21 600 2100 300 D 50 50 16 1 W
+X VDDMOP E8 600 2100 300 D 50 50 16 1 W
T 900 600 2348 60 0 16 0 Pwr~In Normal 0
X nWAIT C2 650 2100 300 D 50 50 1 1 B I
T 900 650 2282 60 0 1 0 BiDi Normal 0
-X VDDI AA20 700 2100 300 D 50 50 16 1 W
+X VDDMOP E17 700 2100 300 D 50 50 16 1 W
T 900 700 2348 60 0 16 0 Pwr~In Normal 0
X nWE N1 750 2100 300 D 50 50 1 1 T I
T 900 750 2381 60 0 1 0 3-state Normal 0
-X VDDI E16 800 2100 300 D 50 50 16 1 W
+X VDDMOP A20 800 2100 300 D 50 50 16 1 W
T 900 800 2348 60 0 16 0 Pwr~In Normal 0
-X VDDI F25 900 2100 300 D 50 50 16 1 W
+X VDDMOP B24 900 2100 300 D 50 50 16 1 W
T 900 900 2348 60 0 16 0 Pwr~In Normal 0
-X VDDI E9 1000 2100 300 D 50 50 16 1 W
+X VDDMOP E12 1000 2100 300 D 50 50 16 1 W
T 900 1000 2348 60 0 16 0 Pwr~In Normal 0
-X VDDI B7 1100 2100 300 D 50 50 16 1 W
-T 900 1100 2348 60 0 16 0 Pwr~In Normal 0
X VCC_NF AC26 1450 2100 300 D 50 50 16 1 W
T 900 1450 2348 60 0 16 0 Pwr~In Normal 0
X VCC_NF W26 1550 2100 300 D 50 50 16 1 W
@@ -918,88 +918,88 @@
T 0 2082 1500 60 0 7 0 BiDi Normal 0
X VD0/GPC8 AA6 1900 1600 300 L 50 50 7 1 B
T 0 2082 1600 60 0 7 0 BiDi Normal 0
-X VSSA_UPLL P22 2600 -1550 300 L 50 50 16 1 W
-T 0 2848 -1550 60 0 16 0 Pwr~In Normal 0
-X VSSA_MPLL AB26 2600 -1450 300 L 50 50 16 1 W
-T 0 2848 -1450 60 0 16 0 Pwr~In Normal 0
-X VSSQ_SDRAM AF6 2600 -1150 300 L 50 50 16 1 W
-T 0 2848 -1150 60 0 16 0 Pwr~In Normal 0
-X VSSQ_SDRAM AF12 2600 -1050 300 L 50 50 16 1 W
-T 0 2848 -1050 60 0 16 0 Pwr~In Normal 0
-X VSSQ_SDRAM AF21 2600 -950 300 L 50 50 16 1 W
-T 0 2848 -950 60 0 16 0 Pwr~In Normal 0
-X VSSQ_SDRAM AF22 2600 -850 300 L 50 50 16 1 W
-T 0 2848 -850 60 0 16 0 Pwr~In Normal 0
-X VSSQ_SDRAM AF9 2600 -750 300 L 50 50 16 1 W
-T 0 2848 -750 60 0 16 0 Pwr~In Normal 0
-X VSSQ_SDRAM AF17 2600 -650 300 L 50 50 16 1 W
-T 0 2848 -650 60 0 16 0 Pwr~In Normal 0
-X VSS_SDRAM AF11 2600 -550 300 L 50 50 16 1 W
-T 0 2848 -550 60 0 16 0 Pwr~In Normal 0
-X VSS_SDRAM AD26 2600 -450 300 L 50 50 16 1 W
-T 0 2848 -450 60 0 16 0 Pwr~In Normal 0
-X VSS_SDRAM AD1 2600 -350 300 L 50 50 16 1 W
-T 0 2848 -350 60 0 16 0 Pwr~In Normal 0
-X VSS_SDRAM AF25 2600 -250 300 L 50 50 16 1 W
-T 0 2848 -250 60 0 16 0 Pwr~In Normal 0
-X VSS_SDRAM AE2 2600 -150 300 L 50 50 16 1 W
-T 0 2848 -150 60 0 16 0 Pwr~In Normal 0
-X VDD_SDRAM AF2 2600 50 300 L 50 50 16 1 W
-T 0 2848 50 60 0 16 0 Pwr~In Normal 0
-X VDD_SDRAM AF13 2600 150 300 L 50 50 16 1 W
-T 0 2848 150 60 0 16 0 Pwr~In Normal 0
-X VDD_SDRAM AF24 2600 250 300 L 50 50 16 1 W
+X VSSQ_SDRAM AF6 2600 -1300 300 L 50 50 16 1 W
+T 0 2848 -1300 60 0 16 0 Pwr~In Normal 0
+X VSSQ_SDRAM AF12 2600 -1200 300 L 50 50 16 1 W
+T 0 2848 -1200 60 0 16 0 Pwr~In Normal 0
+X VSSQ_SDRAM AF21 2600 -1100 300 L 50 50 16 1 W
+T 0 2848 -1100 60 0 16 0 Pwr~In Normal 0
+X VSSQ_SDRAM AF22 2600 -1000 300 L 50 50 16 1 W
+T 0 2848 -1000 60 0 16 0 Pwr~In Normal 0
+X VSSQ_SDRAM AF9 2600 -900 300 L 50 50 16 1 W
+T 0 2848 -900 60 0 16 0 Pwr~In Normal 0
+X VSSQ_SDRAM AF17 2600 -800 300 L 50 50 16 1 W
+T 0 2848 -800 60 0 16 0 Pwr~In Normal 0
+X VSS_SDRAM AF11 2600 -700 300 L 50 50 16 1 W
+T 0 2848 -700 60 0 16 0 Pwr~In Normal 0
+X VSS_SDRAM AD26 2600 -600 300 L 50 50 16 1 W
+T 0 2848 -600 60 0 16 0 Pwr~In Normal 0
+X VSS_SDRAM AD1 2600 -500 300 L 50 50 16 1 W
+T 0 2848 -500 60 0 16 0 Pwr~In Normal 0
+X VSS_SDRAM AF25 2600 -400 300 L 50 50 16 1 W
+T 0 2848 -400 60 0 16 0 Pwr~In Normal 0
+X VSS_SDRAM AE2 2600 -300 300 L 50 50 16 1 W
+T 0 2848 -300 60 0 16 0 Pwr~In Normal 0
+X VDD_SDRAM AF2 2600 250 300 L 50 50 16 1 W
T 0 2848 250 60 0 16 0 Pwr~In Normal 0
-X VDD_SDRAM AE25 2600 350 300 L 50 50 16 1 W
+X VDD_SDRAM AF13 2600 350 300 L 50 50 16 1 W
T 0 2848 350 60 0 16 0 Pwr~In Normal 0
-X VDD_SDRAM AC2 2600 450 300 L 50 50 16 1 W
+X VDD_SDRAM AF24 2600 450 300 L 50 50 16 1 W
T 0 2848 450 60 0 16 0 Pwr~In Normal 0
-X VDDQ_SDRAM AF7 2600 550 300 L 50 50 16 1 W
+X VDD_SDRAM AE25 2600 550 300 L 50 50 16 1 W
T 0 2848 550 60 0 16 0 Pwr~In Normal 0
-X VDDQ_SDRAM AF19 2600 650 300 L 50 50 16 1 W
+X VDD_SDRAM AC2 2600 650 300 L 50 50 16 1 W
T 0 2848 650 60 0 16 0 Pwr~In Normal 0
-X VDDQ_SDRAM AF23 2600 750 300 L 50 50 16 1 W
+X VDDQ_SDRAM AF7 2600 750 300 L 50 50 16 1 W
T 0 2848 750 60 0 16 0 Pwr~In Normal 0
-X VDDQ_SDRAM AF3 2600 850 300 L 50 50 16 1 W
+X VDDQ_SDRAM AF19 2600 850 300 L 50 50 16 1 W
T 0 2848 850 60 0 16 0 Pwr~In Normal 0
-X VDDQ_SDRAM AF10 2600 950 300 L 50 50 16 1 W
+X VDDQ_SDRAM AF23 2600 950 300 L 50 50 16 1 W
T 0 2848 950 60 0 16 0 Pwr~In Normal 0
-X VDDQ_SDRAM AF15 2600 1050 300 L 50 50 16 1 W
+X VDDQ_SDRAM AF3 2600 1050 300 L 50 50 16 1 W
T 0 2848 1050 60 0 16 0 Pwr~In Normal 0
-X VDDA_MPLL Y25 2600 1350 300 L 50 50 16 1 W
-T 0 2848 1350 60 0 16 0 Pwr~In Normal 0
-X VDDA_UPLL T21 2600 1450 300 L 50 50 16 1 W
-T 0 2848 1450 60 0 16 0 Pwr~In Normal 0
-X VSSA_ADC AF20 -2550 -1250 300 R 50 50 16 1 W
+X VDDQ_SDRAM AF10 2600 1150 300 L 50 50 16 1 W
+T 0 2848 1150 60 0 16 0 Pwr~In Normal 0
+X VDDQ_SDRAM AF15 2600 1250 300 L 50 50 16 1 W
+T 0 2848 1250 60 0 16 0 Pwr~In Normal 0
+X VSSA_UPLL P22 -2550 -1250 300 R 50 50 16 1 W
T 0 -2798 -1250 60 0 16 0 Pwr~In Normal 0
-X VSSOP3 AA7 -2550 -1050 300 R 50 50 16 1 W
+X VSSA_MPLL AB26 -2550 -1150 300 R 50 50 16 1 W
+T 0 -2798 -1150 60 0 16 0 Pwr~In Normal 0
+X VSSA_ADC AF20 -2550 -1050 300 R 50 50 16 1 W
T 0 -2798 -1050 60 0 16 0 Pwr~In Normal 0
-X VSSOP3 W1 -2550 -950 300 R 50 50 16 1 W
-T 0 -2798 -950 60 0 16 0 Pwr~In Normal 0
-X VSSOP2 H6 -2550 -850 300 R 50 50 16 1 W
-T 0 -2798 -850 60 0 16 0 Pwr~In Normal 0
-X VSSOP1 B22 -2550 -750 300 R 50 50 16 1 W
-T 0 -2798 -750 60 0 16 0 Pwr~In Normal 0
-X VSSOP U22 -2550 -650 300 R 50 50 16 1 W
-T 0 -2798 -650 60 0 16 0 Pwr~In Normal 0
-X VSSOP AA21 -2550 -550 300 R 50 50 16 1 W
-T 0 -2798 -550 60 0 16 0 Pwr~In Normal 0
-X VDDOP3 AC1 -2550 -450 300 R 50 50 16 1 W
-T 0 -2798 -450 60 0 16 0 Pwr~In Normal 0
-X VDDOP2 N5 -2550 -350 300 R 50 50 16 1 W
-T 0 -2798 -350 60 0 16 0 Pwr~In Normal 0
-X VDDOP1 P21 -2550 -250 300 R 50 50 16 1 W
-T 0 -2798 -250 60 0 16 0 Pwr~In Normal 0
-X VDDOP AB16 -2550 -150 300 R 50 50 16 1 W
-T 0 -2798 -150 60 0 16 0 Pwr~In Normal 0
-X VDDA_ADC Y22 -2550 50 300 R 50 50 16 1 W
-T 0 -2798 50 60 0 16 0 Pwr~In Normal 0
-X VDD_RTC Y26 -2550 650 300 R 50 50 16 1 W
-T 0 -2798 650 60 0 16 0 Pwr~In Normal 0
-X VDDALIVE F21 -2550 750 300 R 50 50 16 1 W
+X VSSOP3 AA7 -2550 -800 300 R 50 50 16 1 W
+T 0 -2798 -800 60 0 16 0 Pwr~In Normal 0
+X VSSOP3 W1 -2550 -700 300 R 50 50 16 1 W
+T 0 -2798 -700 60 0 16 0 Pwr~In Normal 0
+X VSSOP2 H6 -2550 -600 300 R 50 50 16 1 W
+T 0 -2798 -600 60 0 16 0 Pwr~In Normal 0
+X VSSOP1 B22 -2550 -500 300 R 50 50 16 1 W
+T 0 -2798 -500 60 0 16 0 Pwr~In Normal 0
+X VSSOP U22 -2550 -400 300 R 50 50 16 1 W
+T 0 -2798 -400 60 0 16 0 Pwr~In Normal 0
+X VSSOP AA21 -2550 -300 300 R 50 50 16 1 W
+T 0 -2798 -300 60 0 16 0 Pwr~In Normal 0
+X VDDOP3 AC1 -2550 200 300 R 50 50 16 1 W
+T 0 -2798 200 60 0 16 0 Pwr~In Normal 0
+X VDDOP2 N5 -2550 300 300 R 50 50 16 1 W
+T 0 -2798 300 60 0 16 0 Pwr~In Normal 0
+X VDDOP1 P21 -2550 400 300 R 50 50 16 1 W
+T 0 -2798 400 60 0 16 0 Pwr~In Normal 0
+X VDDOP AB16 -2550 500 300 R 50 50 16 1 W
+T 0 -2798 500 60 0 16 0 Pwr~In Normal 0
+X VDD_RTC Y26 -2550 750 300 R 50 50 16 1 W
T 0 -2798 750 60 0 16 0 Pwr~In Normal 0
-X VDDALIVE K5 -2550 850 300 R 50 50 16 1 W
+X VDDALIVE F21 -2550 850 300 R 50 50 16 1 W
T 0 -2798 850 60 0 16 0 Pwr~In Normal 0
+X VDDALIVE K5 -2550 950 300 R 50 50 16 1 W
+T 0 -2798 950 60 0 16 0 Pwr~In Normal 0
+X VDDA_ADC Y22 -2550 1200 300 R 50 50 16 1 W
+T 0 -2798 1200 60 0 16 0 Pwr~In Normal 0
+X VDDA_MPLL Y25 -2550 1300 300 R 50 50 16 1 W
+T 0 -2798 1300 60 0 16 0 Pwr~In Normal 0
+X VDDA_UPLL T21 -2550 1400 300 R 50 50 16 1 W
+T 0 -2798 1400 60 0 16 0 Pwr~In Normal 0
X ADDR26/GPA11 B17 -1650 -1650 300 R 50 50 1 1 T
T 0 -1931 -1650 60 0 1 0 3-state Normal 0
X ADDR25/GPA10 E18 -1650 -1550 300 R 50 50 1 1 T
@@ -1605,6 +1605,53 @@
ENDDEF
#
#
+# HT110
+#
+DEF XHT110 D 0 40 Y N 1 F N
+F0 "D" 0 150 60 H V C CNN
+F1 "XHT110" 0 -150 60 H V C CNN
+ALIAS HT-110USD5
+DRAW
+P 3 0 1 0 50 50 -50 0 50 -50 F
+P 2 0 1 0 -50 50 -50 -50 N
+P 3 0 1 0 -80 -25 -125 -65 -120 -40 N
+P 3 0 1 0 -65 -40 -110 -80 -105 -55 N
+X Anode 3 250 0 200 L 40 40 1 1 P
+T 0 531 0 60 0 1 0 Passive Normal 0
+X Cathode 2 -250 0 200 R 40 40 1 1 P
+T 0 -531 0 60 0 1 0 Passive Normal 0
+ENDDRAW
+ENDDEF
+#
+#
+# ISC5804AT2
+#
+DEF XISC5804AT2 Q 0 40 Y N 1 F N
+F0 "Q" 0 250 60 H V C CNN
+F1 "XISC5804AT2" 0 -250 60 H V C CNN
+DRAW
+P 5 0 1 0 65 -90 45 -30 5 -70 65 -90 65 -90 F
+P 3 0 1 0 75 -100 75 -150 150 -150 N
+P 2 0 1 0 -30 0 -80 0 N
+P 3 0 1 10 -25 75 -25 -75 -25 -75 N
+P 3 0 1 0 65 -90 75 -100 75 -100 N
+P 2 0 1 0 -25 0 75 100 N
+P 3 0 1 0 25 -50 -25 0 -25 0 N
+C 25 0 0 0 1 0 N
+P 2 0 1 0 75 100 75 150 N
+C 75 -200 0 0 1 0 N
+P 2 0 1 0 -40 0 -100 0 N
+P 2 0 1 0 75 150 150 150 N
+X E 2 200 -150 100 L 40 40 1 1 P
+T 0 481 -150 60 0 1 0 Passive Normal 0
+X C 3 200 150 100 L 40 40 1 1 P
+T 0 481 150 60 0 1 0 Passive Normal 0
+X B 1 -200 0 100 R 40 40 1 1 I
+T 0 -415 0 60 0 1 0 Input Normal 0
+ENDDRAW
+ENDDEF
+#
+#
# EXC24CB102U
#
DEF XEXC24CB102U B 0 40 Y N 1 F N
@@ -2630,6 +2677,95 @@
ENDDEF
#
#
+# DEBUG
+#
+DEF XDEBUG CON 0 40 Y Y 1 F N
+F0 "CON" 100 100 60 H V C CNN
+F1 "XDEBUG" 100 -100 60 H V C CNN
+DRAW
+S -300 2000 300 -2000 0 1 0 N
+X 1 1 -500 -1900 200 R 50 50 1 1 I
+T 0 -715 -1900 60 0 1 0 Input Normal 0
+X 2 2 -500 -1800 200 R 50 50 1 1 I
+T 0 -715 -1800 60 0 1 0 Input Normal 0
+X 3 3 -500 -1700 200 R 50 50 1 1 I
+T 0 -715 -1700 60 0 1 0 Input Normal 0
+X 4 4 -500 -1600 200 R 50 50 1 1 I
+T 0 -715 -1600 60 0 1 0 Input Normal 0
+X 5 5 -500 -1500 200 R 50 50 1 1 I
+T 0 -715 -1500 60 0 1 0 Input Normal 0
+X 6 6 -500 -1400 200 R 50 50 1 1 I
+T 0 -715 -1400 60 0 1 0 Input Normal 0
+X 7 7 -500 -1300 200 R 50 50 1 1 I
+T 0 -715 -1300 60 0 1 0 Input Normal 0
+X 8 8 -500 -1200 200 R 50 50 1 1 I
+T 0 -715 -1200 60 0 1 0 Input Normal 0
+X 9 9 -500 -1100 200 R 50 50 1 1 I
+T 0 -715 -1100 60 0 1 0 Input Normal 0
+X 10 10 -500 -1000 200 R 50 50 1 1 I
+T 0 -715 -1000 60 0 1 0 Input Normal 0
+X 11 11 -500 -900 200 R 50 50 1 1 I
+T 0 -715 -900 60 0 1 0 Input Normal 0
+X 12 12 -500 -800 200 R 50 50 1 1 I
+T 0 -715 -800 60 0 1 0 Input Normal 0
+X 13 13 -500 -700 200 R 50 50 1 1 I
+T 0 -715 -700 60 0 1 0 Input Normal 0
+X 14 14 -500 -600 200 R 50 50 1 1 I
+T 0 -715 -600 60 0 1 0 Input Normal 0
+X 15 15 -500 -500 200 R 50 50 1 1 I
+T 0 -715 -500 60 0 1 0 Input Normal 0
+X 16 16 -500 -400 200 R 50 50 1 1 I
+T 0 -715 -400 60 0 1 0 Input Normal 0
+X 17 17 -500 -300 200 R 50 50 1 1 I
+T 0 -715 -300 60 0 1 0 Input Normal 0
+X 18 18 -500 -200 200 R 50 50 1 1 I
+T 0 -715 -200 60 0 1 0 Input Normal 0
+X 19 19 -500 -100 200 R 50 50 1 1 I
+T 0 -715 -100 60 0 1 0 Input Normal 0
+X 20 20 -500 0 200 R 50 50 1 1 I
+T 0 -715 0 60 0 1 0 Input Normal 0
+X 21 21 -500 100 200 R 50 50 1 1 I
+T 0 -715 100 60 0 1 0 Input Normal 0
+X 22 22 -500 200 200 R 50 50 1 1 I
+T 0 -715 200 60 0 1 0 Input Normal 0
+X 23 23 -500 300 200 R 50 50 1 1 I
+T 0 -715 300 60 0 1 0 Input Normal 0
+X 24 24 -500 400 200 R 50 50 1 1 I
+T 0 -715 400 60 0 1 0 Input Normal 0
+X 25 25 -500 500 200 R 50 50 1 1 I
+T 0 -715 500 60 0 1 0 Input Normal 0
+X 26 26 -500 600 200 R 50 50 1 1 I
+T 0 -715 600 60 0 1 0 Input Normal 0
+X 27 27 -500 700 200 R 50 50 1 1 I
+T 0 -715 700 60 0 1 0 Input Normal 0
+X 28 28 -500 800 200 R 50 50 1 1 I
+T 0 -715 800 60 0 1 0 Input Normal 0
+X 29 29 -500 900 200 R 50 50 1 1 I
+T 0 -715 900 60 0 1 0 Input Normal 0
+X 30 30 -500 1000 200 R 50 50 1 1 I
+T 0 -715 1000 60 0 1 0 Input Normal 0
+X 31 31 -500 1100 200 R 50 50 1 1 I
+T 0 -715 1100 60 0 1 0 Input Normal 0
+X 32 32 -500 1200 200 R 50 50 1 1 I
+T 0 -715 1200 60 0 1 0 Input Normal 0
+X 33 33 -500 1300 200 R 50 50 1 1 I
+T 0 -715 1300 60 0 1 0 Input Normal 0
+X 34 34 -500 1400 200 R 50 50 1 1 I
+T 0 -715 1400 60 0 1 0 Input Normal 0
+X 35 35 -500 1500 200 R 50 50 1 1 I
+T 0 -715 1500 60 0 1 0 Input Normal 0
+X 36 36 -500 1600 200 R 50 50 1 1 I
+T 0 -715 1600 60 0 1 0 Input Normal 0
+X 37 37 -500 1700 200 R 50 50 1 1 I
+T 0 -715 1700 60 0 1 0 Input Normal 0
+X 38 38 -500 1800 200 R 50 50 1 1 I
+T 0 -715 1800 60 0 1 0 Input Normal 0
+X 39 39 -500 1900 200 R 50 50 1 1 I
+T 0 -715 1900 60 0 1 0 Input Normal 0
+ENDDRAW
+ENDDEF
+#
+#
# BTP-03JA4G
#
DEF XBTP-03JA4G CON 0 40 Y Y 1 F N
@@ -2687,32 +2823,45 @@
ENDDEF
#
#
-# VB_SYS
+# AVCC_CODEC
#
-DEF XVB_SYS #PWR 0 40 Y Y 1 F P
+DEF XAVCC_CODEC #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVB_SYS" 0 150 50 H V C CNN
+F1 "XAVCC_CODEC" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VB_SYS 1 0 0 0 U 20 30 0 0 W N
+X IO_3V3 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# IO_3V3
+# BT_3V2
#
-DEF XIO_3V3 #PWR 0 40 Y Y 1 F P
+DEF XBT_3V2 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XIO_3V3" 0 150 50 H V C CNN
+F1 "XBT_3V2" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X IO_3V3 1 0 0 0 U 20 30 0 0 W N
+X BT_3V2 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
+# CODEC_3V3
+#
+DEF XCODEC_3V3 #PWR 0 40 Y Y 1 F P
+F0 "#PWR" 0 -100 50 H I C CNN
+F1 "XCODEC_3V3" 0 150 50 H V C CNN
+DRAW
+C 0 60 20 0 1 0 N
+P 3 0 1 0 0 0 0 40 0 40 N
+X CODEC_3V3 1 0 0 0 U 20 30 0 0 W N
+T 900 0 -248 60 0 0 0 Pwr~In Normal 0
+ENDDRAW
+ENDDEF
+#
# CORE_1V3
#
DEF XCORE_1V3 #PWR 0 40 Y Y 1 F P
@@ -2726,28 +2875,28 @@
ENDDRAW
ENDDEF
#
-# IO_1V8
+# DVCC_CODEC
#
-DEF XIO_1V8 #PWR 0 40 Y Y 1 F P
+DEF XDVCC_CODEC #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XIO_1V8" 0 150 50 H V C CNN
+F1 "XDVCC_CODEC" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X IO_1V8 1 0 0 0 U 20 30 0 0 W N
+X IO_3V3 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# SD_3V3
+# FLASH_1V8
#
-DEF XSD_3V3 #PWR 0 40 Y Y 1 F P
+DEF XFLASH_1V8 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XSD_3V3" 0 150 50 H V C CNN
+F1 "XFLASH_1V8" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X SD_3V3 1 0 0 0 U 20 30 0 0 W N
+X FLASH_1V8 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
@@ -2765,80 +2914,92 @@
ENDDRAW
ENDDEF
#
-# VB
+# IO_1V8
#
-DEF XVB #PWR 0 40 Y Y 1 F P
+DEF XIO_1V8 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVB" 0 150 50 H V C CNN
+F1 "XIO_1V8" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VB 1 0 0 0 U 20 30 0 0 W N
+X IO_1V8 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# CODEC_3V3
+# IO_3V3
#
-DEF XCODEC_3V3 #PWR 0 40 Y Y 1 F P
+DEF XIO_3V3 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XCODEC_3V3" 0 150 50 H V C CNN
+F1 "XIO_3V3" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X CODEC_3V3 1 0 0 0 U 20 30 0 0 W N
+X IO_3V3 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# BT_3V2
+# LCM_3V
#
-DEF XBT_3V2 #PWR 0 40 Y Y 1 F P
+DEF XLCM_3V #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XBT_3V2" 0 150 50 H V C CNN
+F1 "XLCM_3V" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X BT_3V2 1 0 0 0 U 20 30 0 0 W N
+X LCM_3V 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# RF_3V
+# LNA_AVDD
#
-DEF XRF_3V #PWR 0 40 Y Y 1 F P
+DEF XLNA_AVDD #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XRF_3V" 0 150 50 H V C CNN
+F1 "XLNA_AVDD" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X RF_3V 1 0 0 0 U 20 30 0 0 W N
+X LNA_AVDD 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# LCM_3V
+# RF_3V
#
-DEF XLCM_3V #PWR 0 40 Y Y 1 F P
+DEF XRF_3V #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XLCM_3V" 0 150 50 H V C CNN
+F1 "XRF_3V" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X LCM_3V 1 0 0 0 U 20 30 0 0 W N
+X RF_3V 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# VBUS
+# RF_GND
#
-DEF XVBUS #PWR 0 40 Y Y 1 F P
+DEF XRF_GND #PWR 0 10 Y Y 1 F P
+F0 "#PWR" 0 0 40 H I C CNN
+F1 "XRF_GND" 0 -100 50 H V C CNN
+DRAW
+P 4 0 1 0 -40 0 40 0 0 -40 -40 0 N
+X RF_GND 1 0 0 0 U 40 40 1 1 W N
+T 900 0 -248 60 0 1 0 Pwr~In Normal 0
+ENDDRAW
+ENDDEF
+#
+# SD_3V3
+#
+DEF XSD_3V3 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVBUS" 0 150 50 H V C CNN
+F1 "XSD_3V3" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VBUS 1 0 0 0 U 20 30 0 0 W N
+X SD_3V3 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
@@ -2856,131 +3017,119 @@
ENDDRAW
ENDDEF
#
-# VB_GSM
+# STBY_1V2
#
-DEF XVB_GSM #PWR 0 40 Y Y 1 F P
+DEF XSTBY_1V2 #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVB_GSM" 0 150 50 H V C CNN
+F1 "XSTBY_1V2" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VB_GSM 1 0 0 0 U 20 30 0 0 W N
+X STBY_1V2 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# VBAT
+# USB_VBUS
#
-DEF XVBAT #PWR 0 40 Y Y 1 F P
+DEF XUSB_VBUS #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVBAT" 0 150 50 H V C CNN
+F1 "XUSB_VBUS" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VBAT 1 0 0 0 U 20 30 0 0 W N
+X IO_3V3 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# STBY_1V2
+# VB
#
-DEF XSTBY_1V2 #PWR 0 40 Y Y 1 F P
+DEF XVB #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XSTBY_1V2" 0 150 50 H V C CNN
+F1 "XVB" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X STBY_1V2 1 0 0 0 U 20 30 0 0 W N
+X VB 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# IO_3V3
+# VB_GSM
#
-DEF XUSB_VBUS #PWR 0 40 Y Y 1 F P
+DEF XVB_GSM #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XUSB_VBUS" 0 150 50 H V C CNN
+F1 "XVB_GSM" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X IO_3V3 1 0 0 0 U 20 30 0 0 W N
+X VB_GSM 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# LNA_AVDD
+# VB_SYS
#
-DEF XLNA_AVDD #PWR 0 40 Y Y 1 F P
+DEF XVB_SYS #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XLNA_AVDD" 0 150 50 H V C CNN
+F1 "XVB_SYS" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X LNA_AVDD 1 0 0 0 U 20 30 0 0 W N
+X VB_SYS 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# VCCRF
+# VBAT
#
-DEF XVCCRF #PWR 0 40 Y Y 1 F P
+DEF XVBAT #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVCCRF" 0 150 50 H V C CNN
+F1 "XVBAT" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VCCRF 1 0 0 0 U 20 30 0 0 W N
+X VBAT 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# RF_GND
+# VBUS
#
-DEF XRF_GND #PWR 0 10 Y Y 1 F P
-F0 "#PWR" 0 0 40 H I C CNN
-F1 "XRF_GND" 0 -100 50 H V C CNN
-DRAW
-P 4 0 1 0 -40 0 40 0 0 -40 -40 0 N
-X RF_GND 1 0 0 0 U 40 40 1 1 W N
-T 900 0 -248 60 0 1 0 Pwr~In Normal 0
-ENDDRAW
-ENDDEF
-#
-# VCCTCXO
-#
-DEF XVCCTCXO #PWR 0 40 Y Y 1 F P
+DEF XVBUS #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XVCCTCXO" 0 150 50 H V C CNN
+F1 "XVBUS" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X VCCTCXO 1 0 0 0 U 20 30 0 0 W N
+X VBUS 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# DVCC_CODEC
+# VCCRF
#
-DEF XDVCC_CODEC #PWR 0 40 Y Y 1 F P
+DEF XVCCRF #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XDVCC_CODEC" 0 150 50 H V C CNN
+F1 "XVCCRF" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X IO_3V3 1 0 0 0 U 20 30 0 0 W N
+X VCCRF 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
#
-# AVCC_CODEC
+# VCCTCXO
#
-DEF XAVCC_CODEC #PWR 0 40 Y Y 1 F P
+DEF XVCCTCXO #PWR 0 40 Y Y 1 F P
F0 "#PWR" 0 -100 50 H I C CNN
-F1 "XAVCC_CODEC" 0 150 50 H V C CNN
+F1 "XVCCTCXO" 0 150 50 H V C CNN
DRAW
C 0 60 20 0 1 0 N
P 3 0 1 0 0 0 0 40 0 40 N
-X IO_3V3 1 0 0 0 U 20 30 0 0 W N
+X VCCTCXO 1 0 0 0 U 20 30 0 0 W N
T 900 0 -248 60 0 0 0 Pwr~In Normal 0
ENDDRAW
ENDDEF
Modified: trunk/gta02-core/expanded/cpu.sch
===================================================================
--- trunk/gta02-core/expanded/cpu.sch 2009-06-29 12:26:48 UTC (rev 5248)
+++ trunk/gta02-core/expanded/cpu.sch 2009-06-29 12:29:01 UTC (rev 5249)
@@ -1,5 +1,5 @@
-EESchema Schematic File Version 2 date Fri Jun 19 07:21:46 2009
-LIBS:,powerdeviceconngta02-core-expandedgta02-core-expanded-cache
+EESchema Schematic File Version 2 date Mon Jun 29 09:27:27 2009
+LIBS:power,device,conn,gta02-core-expanded,gta02-core-expanded-cache
EELAYER 24 0
EELAYER END
$Descr A4 11700 8267
@@ -14,6 +14,24 @@
Comment4 ""
$EndDescr
$Comp
+L XHT110 D?
+U 1 1 4A45ACAC
+P 6900 5100
+F 0 "D?" H 6900 5250 60 0000 C CNN
+F 1 "XHT110" H 6900 4950 60 0000 C CNN
+ 1 6900 5100
+ 1 0 0 -1
+$EndComp
+$Comp
+L XISC5804AT2 Q?
+U 1 1 4A45AC90
+P 6950 6400
+F 0 "Q?" H 6950 6650 60 0000 C CNN
+F 1 "XISC5804AT2" H 6950 6150 60 0000 C CNN
+ 1 6950 6400
+ 1 0 0 -1
+$EndComp
+$Comp
L XR_US R?
U 1 1 4A397F6F
P 6800 5700
More information about the commitlog
mailing list
