r5124 - trunk/gta02-core/components

werner at docs.openmoko.org werner at docs.openmoko.org
Fri Jun 12 07:48:44 CEST 2009


Author: werner
Date: 2009-06-12 07:48:44 +0200 (Fri, 12 Jun 2009)
New Revision: 5124

Modified:
   trunk/gta02-core/components/sc32442.lib
Log:
Revert previous commit. Right adjustment confuses plotting.



Modified: trunk/gta02-core/components/sc32442.lib
===================================================================
--- trunk/gta02-core/components/sc32442.lib	2009-06-12 05:44:07 UTC (rev 5123)
+++ trunk/gta02-core/components/sc32442.lib	2009-06-12 05:48:44 UTC (rev 5124)
@@ -1,4 +1,4 @@
-EESchema-LIBRARY Version 2.3  Date: Fri Jun 12 02:38:57 2009
+EESchema-LIBRARY Version 2.3  Date: Wed May 20 06:59:05 2009
 #
 # SC32442
 #
@@ -22,40 +22,40 @@
 S -1350 1800 1250 -2100 1 1 0 N
 S -300 1250 1600 -1350 4 1 0 N
 S -300 950 1600 -1050 3 1 0 N
-T 0 0 -300 60 0 2 1 SDIO  Normal 0 C C
-T 0 0 -300 60 0 3 1 SPI  Normal 0 C C
-T 0 0 -300 60 0 4 1 EINT  Normal 0 C C
-T 0 0 -300 60 0 5 1 UART  Normal 0 C C
-T 0 50 -300 60 0 6 1 ADC~/~TSP  Normal 0 C C
-T 0 0 -300 60 0 9 1 SDRAM  Normal 0 C C
-T 0 0 -300 60 0 10 1 NAND  Normal 0 C C
-T 0 0 -250 60 0 11 1 USB  Normal 0 C C
-T 0 0 -300 60 0 12 1 TIMER  Normal 0 C C
-T 0 0 -300 60 0 13 1 IIS  Normal 0 C C
-T 0 0 -250 60 0 14 1 IIC  Normal 0 C C
-T 0 -50 -1200 60 0 15 1 JTAG  Normal 0 C C
-T 0 0 -350 60 0 8 1 CAMERA  Normal 0 C C
-T 0 200 -450 60 0 7 1 LCD~INTERFACE  Normal 0 C C
-T 0 250 -600 60 0 15 1 DEVICE~CONTROL  Normal 0 C C
-T 0 0 600 60 0 15 1 CLOCK  Normal 0 C C
-T 0 1550 -1900 50 0 7 1 EINT12/LCD_PWREN/GPG4  Normal 0 R C
-T 0 1550 -400 50 0 12 1 EINT19/TCLK1/GPG11  Normal 0 R C
-T 0 1550 400 50 0 3 1 EINT10/nSS0/GPG2  Normal 0 R C
-T 0 1550 -800 50 0 3 1 EINT11/nSS1/GPG3  Normal 0 R C
-T 0 1550 -100 50 0 3 1 EINT13/SPIMISO1/GPG5  Normal 0 R C
-T 0 1550 -300 50 0 3 1 EINT14/SPIMOSI1/GPG6  Normal 0 R C
-T 0 1550 -600 50 0 3 1 EINT15/SPICLK1/GPG7  Normal 0 R C
-T 0 1550 0 50 0 5 1 EINT17/nRTS1/GPG9  Normal 0 R C
-T 0 1550 -100 50 0 5 1 EINT18/nCTS1/GPG10  Normal 0 R C
-T 0 1550 300 50 0 3 1 EINT20/nSPICS0/GPG12  Normal 0 R C
-T 0 1550 200 50 0 3 1 CLKOUT0/nSPICS0/GPH9  Normal 0 R C
-T 0 1550 0 50 0 3 1 VD16/SPIMISO1/GPD8  Normal 0 R C
-T 0 1550 -200 50 0 3 1 VD17/SPIMOSI1/GPD9  Normal 0 R C
-T 0 1550 -500 50 0 3 1 VD18/SPICLK1/GPD10  Normal 0 R C
-T 0 1550 -700 50 0 3 1 VD22/nSS1/GPD14  Normal 0 R C
-T 0 1550 500 50 0 3 1 VD23/nSS0/GPD15  Normal 0 R C
-T 0 1550 -900 50 0 3 1 VD8/nSPICS1/GPD0  Normal 0 R C
-T 0 1550 -400 50 0 3 1 VD9/SPICLK1/GPD1  Normal 0 R C
+T 0 0 -300 60 0 2 1 SDIO  Normal 0
+T 0 0 -300 60 0 3 1 SPI  Normal 0
+T 0 0 -300 60 0 4 1 EINT  Normal 0
+T 0 0 -300 60 0 5 1 UART  Normal 0
+T 0 50 -300 60 0 6 1 ADC~/~TSP  Normal 0
+T 0 0 -300 60 0 9 1 SDRAM  Normal 0
+T 0 0 -300 60 0 10 1 NAND  Normal 0
+T 0 0 -250 60 0 11 1 USB  Normal 0
+T 0 0 -300 60 0 12 1 TIMER  Normal 0
+T 0 0 -300 60 0 13 1 IIS  Normal 0
+T 0 0 -250 60 0 14 1 IIC  Normal 0
+T 0 -50 -1200 60 0 15 1 JTAG  Normal 0
+T 0 0 -350 60 0 8 1 CAMERA  Normal 0
+T 0 200 -450 60 0 7 1 LCD~INTERFACE  Normal 0
+T 0 250 -600 60 0 15 1 DEVICE~CONTROL  Normal 0
+T 0 0 600 60 0 15 1 CLOCK  Normal 0
+T 0 983 -1900 50 0 7 1 EINT12/LCD_PWREN/GPG4  Normal 0
+T 0 1064 -400 50 0 12 1 EINT19/TCLK1/GPG11  Normal 0
+T 0 1118 400 50 0 3 1 EINT10/nSS0/GPG2  Normal 0
+T 0 1118 -800 50 0 3 1 EINT11/nSS1/GPG3  Normal 0
+T 0 1010 -100 50 0 3 1 EINT13/SPIMISO1/GPG5  Normal 0
+T 0 1010 -300 50 0 3 1 EINT14/SPIMOSI1/GPG6  Normal 0
+T 0 1037 -600 50 0 3 1 EINT15/SPICLK1/GPG7  Normal 0
+T 0 1091 0 50 0 5 1 EINT17/nRTS1/GPG9  Normal 0
+T 0 1064 -100 50 0 5 1 EINT18/nCTS1/GPG10  Normal 0
+T 0 1010 300 50 0 3 1 EINT20/nSPICS0/GPG12  Normal 0
+T 0 1010 200 50 0 3 1 CLKOUT0/nSPICS0/GPH9  Normal 0
+T 0 1064 0 50 0 3 1 VD16/SPIMISO1/GPD8  Normal 0
+T 0 1064 -200 50 0 3 1 VD17/SPIMOSI1/GPD9  Normal 0
+T 0 1064 -500 50 0 3 1 VD18/SPICLK1/GPD10  Normal 0
+T 0 1145 -700 50 0 3 1 VD22/nSS1/GPD14  Normal 0
+T 0 1145 500 50 0 3 1 VD23/nSS0/GPD15  Normal 0
+T 0 1118 -900 50 0 3 1 VD8/nSPICS1/GPD0  Normal 0
+T 0 1118 -400 50 0 3 1 VD9/SPICLK1/GPD1  Normal 0
 X VDDMOP G2 -1600 2100 300 D 50 50 16 1 W
 X VDDMOP H21 -1500 2100 300 D 50 50 16 1 W
 X VDDMOP E8 -1400 2100 300 D 50 50 16 1 W




More information about the commitlog mailing list